Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous first-in/first-out block memory for a field programmable gate array

Synchronous first-in/first-out block memory for a field programmable gate array

US Patent 7394289 · Granted Jul 1, 2008

Estimated economic value: $1,095,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic mounting thermal management for devices on board2018
Method for efficient FPGA packing2015
On-chip probe circuit for detecting faults in an FPGA2015
On-chip probe circuit for detecting faults in an FPGA2015
Programmable logic device with programmable wakeup pins2011
Delay locked loop for an FPGA architecture2011
Programmable system on a chip2011
Field programmable gate array including a non-volatile user memory and method fo2011
PLD providing soft wakeup logic2011
Field programmable gate array and microcontroller system-on-a-chip2011
Non-volatile memory architecture for programmable-logic-based system on a chip2010
System-on-a-chip integrated circuit including dual-function analog and digital i2009