Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for integration of a high dielectric constant gate insulator layer in a CMOS device

Process for integration of a high dielectric constant gate insulator layer in a CMOS device

US Patent 7393766 · Granted Jul 1, 2008

Estimated economic value: $7,960,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metal gate structure and method of forming the same2025
Graphics card lifting device2025
Semiconductor structure2025
Mandrel fin design for double seal ring2025
Semiconductor die including through substrate via barrier structure and methods 2025
Digital low-dropout regulator with variable compensation gain and control method2025
Semiconductor device with a work function layer having an oxygen-blocking dopant2025
Memory controller and method for calibrating data reception window2025
Semiconductor die including through substrate via barrier structure and methods 2025
Semiconductor device and method of manufacture2025
Semiconductor device and method2025
Method of performing gap filling including filling trenches between dummy gate s2024