Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced bus turnaround time in a multiprocessor architecture

Reduced bus turnaround time in a multiprocessor architecture

US Patent 7386750 · Granted Jun 10, 2008

Estimated economic value: $20,642,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data clock recovery system and method employing delayed data clock phase shiftin2013
Systems and methods for driving data over a bus where the systems employ a bus c2008
Method and apparatus for fetching instructions from the memory subsystem of a mi2008
Output buffer slew rate control using clock signal2007
Shunted current reduction2007
Bus agent having multiple reference levels2006
Partial termination voltage current shunting2006
Output buffer compensation control2006
Method and apparatus for improving testability of I/O driver/receivers2006
Partial termination voltage current shunting2005
Method and apparatus for fetching instructions from the memory subsystem of a mi2004
Method for adding scan controllability and observability to domino CMOS with low2003