Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor package structure and method of manufacture

Semiconductor package structure and method of manufacture

US Patent 7382059 · Granted Jun 3, 2008

Estimated economic value: $10,927,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pneumatically variable turbine nozzle2024
Wire bonding systems and related methods2020
Wire bonding systems and related methods2018
Process of forming an electronic device including a ball bond2017
Process of forming an electronic device including a ball bond2017
Solder fatigue arrest for wafer level package2017
Wafer-level package device with solder bump reinforcement2016
Sacrificial pad on semiconductor package device and method2016
Integrated circuit device having extended under ball metallization2015
Wafer-level package device having solder bump assemblies that include an inner p2015
Techniques for wafer-level processing of QFN packages2015
Wafer-level package device having solder bump assemblies that include an inner p2014