Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for PLL-based at-speed scan testing

Circuit for PLL-based at-speed scan testing

US Patent 7380189 · Granted May 27, 2008

Estimated economic value: $8,985,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Implementation of test patterns in automated test equipment2006
Row-column repair technique for semiconductor memory arrays2005
Clock multiplier using masked control of clock pulses2005
Row-column repair technique for semiconductor memory arrays2004
Clock multiplier using masked control of clock pulses2004
Integrated circuit with scan flip-flop2002
Method for detecting and locating open-circuit defects within digital CMOS integ1999
Method and data processing system for verifying circuit test vectors1997
Method and data processing system for determining electrical circuit path delays1996
Method and data processing system for testing circuits using boolean differences1996