Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for placement which maintain optimized behavior, while improving wireability potential

Methods for placement which maintain optimized behavior, while improving wireability potential

US Patent 7376924 · Granted May 20, 2008

Estimated economic value: $8,483,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Query response using semantically similar database records2023
Dynamic updating of a word embedding model2022
Noise impact on function (NIOF) reduction for integrated circuit design2021
Net routing for integrated circuit (IC) design2021
Logic partition reporting for integrated circuit design2021
Single-bit latch optimization for integrated circuit (IC) design2020
Parallel power down processing of integrated circuit design2020
Logic partition identifiers for integrated circuit design2020
Multi-fanout latch placement optimization for integrated circuit (IC) design2020
Resource aware method for optimizing wires for slew, slack, or noise2019
Incremental parasitic extraction for coupled timing and power optimization2019
Simulation of modifications to microprocessor design2018