Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fully stable clock domain synchronization technique for input/output data transmission

Fully stable clock domain synchronization technique for input/output data transmission

US Patent 7376855 · Granted May 20, 2008

Estimated economic value: $10,524,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Priority queue sorting system and method with deterministic and bounded latency2022
Identifying a wireless device of a target user for communication interception ba2015
Error detection in high-speed asymmetric interfaces utilizing dedicated interfac2014
Error detection in high-speed asymmetric interfaces2014
System and apparatus for transmitting phase information from a client to a host 2012
Error detection in high-speed asymmetric interfaces2011
Low power mode unipolar current/voltage mode interface2011
Musical string networks2010
Bit-deskewing IO method and system2010
Transmitter compensation2009
Method and system for communicated client phase information during an idle perio2009
Asymmetrical IO method and system2009