Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High speed elastic buffer with clock jitter tolerant design

High speed elastic buffer with clock jitter tolerant design

US Patent 7366207 · Granted Apr 29, 2008

Estimated economic value: $19,190,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Plasma enhanced atomic layer deposition of silicon-containing films2025
Machine learning techniques for generating predictions based on incomplete data2025
Rapid tuning of critical dimension non-uniformity by modulating temperature tran2025
Baffle for substrate processing system2025
Temperature control of a multi-zone pedestal2025
Use of vacuum during transfer of substrates2025
Multiphase digital frequency synthesizer with fractional division2024
Trim and deposition profile control with multi-zone heated substrate support for2024
Circuitry and methods for fractional division of high-frequency clock signals2023
Configurable delay insertion in compiled instructions2023
Automatic recommendation of predictor variable values for improving predictive o2022
Controller for controlling core critical dimension variation using flash trim se2022