Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configurable delay insertion in compiled instructions

Configurable delay insertion in compiled instructions

US Patent 11556342 · Granted Jan 17, 2023

Estimated economic value: $364,895,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Plasma enhanced atomic layer deposition of silicon-containing films2025
Machine learning techniques for generating predictions based on incomplete data2025
Rapid tuning of critical dimension non-uniformity by modulating temperature tran2025
Baffle for substrate processing system2025
Temperature control of a multi-zone pedestal2025
Breakpoints in neural network accelerator2025
Efficient utilization of processing element array2025
Use of vacuum during transfer of substrates2025
Hierarchical partitioning of operators2024
Using vector clocks to simplify a dependency graph in a neural network accelerat2024
Vector clocks for highly concurrent execution engines2024
Static memory allocation for neural network inference2024