Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous memory device with reduced power consumption

Synchronous memory device with reduced power consumption

US Patent 7366012 · Granted Apr 29, 2008

Estimated economic value: $6,355,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase change memory device, system including the memory device, and method for o2023
Non volatile memory device with an asymmetric row decoder and method for selecti2022
Memory device and method for coupling a main bitline to two points of a local bi2022
Method for programming a phase-change memory device of differential type, phase-2022
Phase change memory device, system including the memory device, and method for o2022
Bit-line voltage generation circuit for a non-volatile memory device and corresp2022
Non-volatile memory device including a row decoder with a pull-up stage controll2022
Level shifter circuit having two-domain level shifting capability2020
Memory device with internal measurement of functional parameters2020
Phase change memory device and method of operation2019
Address decoder for a non-volatile memory array using MOS selection transistors2018
Circuit and method for biasing nonvolatile memory cells2018