Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design analysis tool and method for deriving correspondence between storage elements of two memory models

Design analysis tool and method for deriving correspondence between storage elements of two memory models

US Patent 7360183 · Granted Apr 15, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Run-time security protection system and method2021
System architecture method and apparatus for adaptive hardware fault detection w2019
Autonomous hardware for application power usage optimization2019
Model-based runtime detection of insecure behavior for system on chip with secur2017
Analog mixed signal model equivalence checking2017
Analog mixed signal model equivalence checking2017
Integrated circuit with degradation monitoring2016
System and method for testing address-swap faults in multiport memories2016
Prediction of electronic component behavior in bus-based systems2015
Systems and methods for analyzing transactions in a computer system2015
Efficient apparatus and method for testing digital shadow logic around non-logic2015
Equivalence classes over parameter state space2015