Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus to boost high-speed I/O signal performance using semi-interleaved transmitter/receiver pairs at silicon die bump and package layout interfaces

US Patent 7356796 · Granted Apr 8, 2008

Estimated economic value: $22,423,000

Assignee

Inventors

View full patent text on Google Patents →