Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of memory accesses in a circuit design

Optimization of memory accesses in a circuit design

US Patent 7353491 · Granted Apr 1, 2008

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Formal verification using microtransactions2019
Formal verification using microtransactions2019
Formal verification using microtransactions2017
Formal verification using microtransactions2017
Hierarchical presentation techniques for a design tool2013
Nonsequential hardware design synthesis verification2012
Structured algorithmic programming language approach to system design2012
Structured algorithmic programming language approach to system design2012
Interactive loop configuration in a behavioral synthesis tool2012
Hierarchical presentation techniques for a design tool2010
Loop manipulation if a behavioral synthesis tool2010
Loop manipulation if a behavioral synthesis tool2010