Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for achieving architectural correctness in a multi-mode processor providing floating-point support

Method and apparatus for achieving architectural correctness in a multi-mode processor providing floating-point support

US Patent 7353368 · Granted Apr 1, 2008

Estimated economic value: $16,890,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-domain policy orchestration2025
Cloud-based security controls for multi-level hierarchal equipment access2025
Secure remote access to devices on overlapping subnets2025
Method and system for network segmentation using safety integrity level (SIL)2025
Parallelization of convolution operations2025
Method and apparatus for providing strong mutual authentication, encryption, and2024
Secure testing mode2024
Cellular network onboarding through wireless local area network2024
Flexible memory system2024
System and methods for efficient execution of a collaborative task in a shader s2024
Zero-touch deployment (ZTD) of cellular IoT devices and associated trust model2024
Industrial security model as a SASE service2024