Home› Predicted return address from return stack entry designated by computation unit with multiple inputs including return hit flag and re-fetch signal
Predicted return address from return stack entry designated by computation unit with multiple inputs including return hit flag and re-fetch signal