Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow

Non-planar pMOS structure with a strained channel region and an integrated strained CMOS flow

US Patent 7348284 · Granted Mar 25, 2008

Estimated economic value: $11,219,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compositional engineering of Schottky diode2025
Integrated circuit devices with FinFETs over gate-all-around transistors2025
Integrated circuit assemblies with stacked compute logic and memory dies2025
ESD protection decoupled from diffusion2025
Backend electrostatic discharge diode apparatus and method of fabricating the sa2025
Non-planar gate all-around device and method of fabrication thereof2024
Gallium nitride (GAN) three-dimensional integrated circuit technology2024
Monolithic memory stack2024
Method for fabricating transistor with thinned channel2024
Method for fabricating transistor with thinned channel2024
Method for fabricating transistor with thinned channel2024
Double-gated ferroelectric field-effect transistor2024