Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus for reducing memory latency in a software application

Methods and apparatus for reducing memory latency in a software application

US Patent 7328433 · Granted Feb 5, 2008

Estimated economic value: $13,136,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resin composition, method for producing resin composition, and insulated electri2025
System and method for generation and use of radiation outcome prediction score i2025
Graphics processing unit processing and caching improvements2025
Display apparatus and method for controlling display apparatus2025
Systems, methods, and apparatuses for matrix add, subtract, and multiply2025
Systems and methods for cache optimization2024
Systems, methods, and apparatuses for tile load, multiplication and accumulation2024
Machine learning model compiler2024
Systems and methods for error detection and control for embedded memory and comp2024
Systems and methods for cache optimization2024
Systems, apparatuses, and methods for addition of partial products2024
Systems, methods, and apparatuses for tile transpose2024