Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › SERDES with programmable I/O architecture

SERDES with programmable I/O architecture

US Patent 7327160 · Granted Feb 5, 2008

Estimated economic value: $1,529,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Communication method and communication apparatus2025
Audio data transmission method and related apparatus2025
Method and apparatus for providing multiple power domains in a programmable semi2025
Method and system for providing word addressable nonvolatile memory in a program2025
Methods and apparatus for providing a low-power memory block using a pair of nvm2024
Method and system for organizing programmable semiconductor device into multiple2024
Method and system for providing programmable microcontroller unit (MCU) using tw2024
Method and system for providing wireless FPGA programming download via a wireles2024
Method and apparatus for providing field-programmable gate array (FPGA) integrat2024
Method and system for providing FPGA device identification via a set of embedded2023
Method and system for accessing a nonvolatile memory via SPI ports2023
Method and system for enhancing programmability of a field-programmable gate arr2023