Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for isolating a failure site in a wordline in a memory array

Method for isolating a failure site in a wordline in a memory array

US Patent 7319623 · Granted Jan 15, 2008

Estimated economic value: $2,275,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Radiation stable shield2016
Method and system for providing backside voltage contrast for silicon on insulat2006
Diagnostic system2004
Gas-assisted etch with oxygen2004
Prevention of parametic or functional changes to silicon semiconductor device pr2004
Method for modifying a C4 semiconductor device2002
Semiconductor device navigation using laser scribing2002
Method and arrangement for characterization of focused-ion-beam insulator deposi2002
Decapsulation techniques for multi-chip (MCP) devices2002