Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Phase error determination method and digital phase-locked loop system

US Patent 7315968 · Granted Jan 1, 2008

Assignee

Inventors

View full patent text on Google Patents →