Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reverse-bias method for writing memory cells in a memory array

Reverse-bias method for writing memory cells in a memory array

US Patent 7304888 · Granted Dec 4, 2007

Estimated economic value: $8,204,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Silicon nitride antifuse for use in diode-antifuse memory arrays2013
Process for fabricating a dielectric film using plasma oxidation2010
Electrically isolated pillars in active devices2008
Electrically isolated pillars in active devices2007
Three-dimensional memory array and method of fabrication2006
Patterning three dimensional structures2006
Manufacturing method for integrated circuit having disturb-free programming of p2006
Apparatus and method for disturb-free programming of passive element memory cell2005
Integrated circuit and method for selecting a set of memory-cell-layer-dependent2005
Electrically isolated pillars in active devices2005
Nonvolatile memory on SOI and compound semiconductor substrates and method of fa2005
Apparatus and method for disturb-free programming of passive element memory cell2004