Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High-speed differential logic to CMOS translator architecture with low data-dependent jitter and duty cycle distortion

High-speed differential logic to CMOS translator architecture with low data-dependent jitter and duty cycle distortion

US Patent 7301370 · Granted Nov 27, 2007

Estimated economic value: $19,779,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Protocol and system for tee-based authenticating and editing of mobile-device ca2025
System and method for capturing authenticatable digital media files on connected2025
System and method for managing cryptographic keys for cryptographically sealing 2024
Protocol and system for tee-based authenticating and editing of mobile-device ca2023
Enabling configuration in networks2019
Performing MAC-in-MAC encapsulation using shortest path bridging configuration i2018
Locking active stylus and touch-sensor device2017
Flexible capacitive sensor array2016
Force sensing capacitive hybrid touch sensor2016
Modulating drive signal for communication between active stylus and touch-sensor2016
Pulse- or frame-based communication using active stylus2016
Message transmission in networks2015