Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for detecting memory address transfer errors in an address bus

Methods and systems for detecting memory address transfer errors in an address bus

US Patent 7293221 · Granted Nov 6, 2007

Estimated economic value: $4,193,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data storage in non-inclusive cache2025
Selectable granularity performance monitor2025
DSB operation with excluded region2025
Scalable interrupts2025
Hierarchical store queue circuit2025
Concurrent support for multiple cache inclusivity schemes using low priority evi2025
Atomic operation predictor to predict whether an atomic operation will complete 2025
Scalable interrupts2024
Atomic operation predictor to predict whether an atomic operation will complete 2024
Decoupling atomicity from operation size2024
DSB operation with excluded region2023
Scalable interrupts2023