Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory accelerator with two instruction set fetch path to prefetch second set while executing first set of number of instructions in access delay to instruction cycle ratio

Memory accelerator with two instruction set fetch path to prefetch second set while executing first set of number of instructions in access delay to instruction cycle ratio

US Patent 7290119 · Granted Oct 30, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit device with programmable analog subsystem2018
Integrated circuit device with programmable analog subsystem2017
Integrated circuit device with programmable analog subsystem2016
Integrated circuit device with programmable blocks and analog circuit control2014
Integrated circuit device with programmable blocks and analog circuit control2013
Microcontroller with an interrupt structure having programmable priority levels 2013
Microcontroller with an interrupt structure having programmable priority levels 2013
Using ECC memory to store configuration information2013
Memory accelerator buffer replacement method and system2012
Controlling access to an embedded memory of a microcontroller2012
Embedded memory protection2011
Microcontroller waveform generation2011