Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for fail-safe resynchronization with minimum latency

Method and apparatus for fail-safe resynchronization with minimum latency

US Patent 7288973 · Granted Oct 30, 2007

Estimated economic value: $26,205,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-performance, high-capacity memory modules and systems2025
High-speed signaling systems with adaptable pre-emphasis and equalization2025
Methods and apparatus for detecting individual health related events2025
Split-path equalizer and related methods, devices and systems2025
Low power edge and data sampling2025
Low-power source-synchronous signaling2024
Using dynamic bursts to support frequency-agile memory interfaces2024
Clock generation for timing communications with ranks of memory devices2024
Systems, methods and apparatus for through skin communication and noise disambig2024
Multi-die fine grain integrated voltage regulation2024
Data transmission using delayed timing signals2024
High performance, high capacity memory modules and systems2024