Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Leadless microelectronic package and a method to maximize the die size in the package

Leadless microelectronic package and a method to maximize the die size in the package

US Patent 7288439 · Granted Oct 30, 2007

Estimated economic value: $14,232,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integration of structurally-stable isolated capacitive micromachined ultrasonic 2013
Metallurgy for copper plated wafers2010
Micro surface mount die package and method2009
Die-level opto-electronic device and method of making same2008
Integrated circuit device package having a support coating for improved reliabil2008
Packaging of a semiconductor device with a non-opaque cover2008
Lead frame chip scale package2007
Method and apparatus for forming an underfill adhesive layer2007
Apparatus and method for force mounting semiconductor packages to printed circui2007
Multichip packages with exposed dice2006
Die-level opto-electronic device and method of making same2006
Microarray lead frame2006