Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for testing RAM redundant integrated circuits

Method and system for testing RAM redundant integrated circuits

US Patent 7284168 · Granted Oct 16, 2007

Estimated economic value: $18,029,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed electrostatic discharge protection for an on-package input/output ar2019
Tunable delay control of a power delivery network2018
Non-linear termination for an on-package input/output architecture2016
Distributed electrostatic discharge protection for an on-package input/output ar2016
Fast recalibration circuitry for input/output (IO) compensation finite state mac2016
System and method of testing a plurality of memory blocks of an integrated circu2006
System and method of testing a plurality of memory blocks of an integrated circu2006
Method and apparatus for generating a multiphase clock2006
Device to inhibit duplicate cache repairs2006
Method and apparatus for achieving higher product yields by using fractional por2005
System and method for reducing leakage in memory cells using wordline control2005
System and method for reducing leakage in memory cells using wordline control2005