Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method of testing a plurality of memory blocks of an integrated circuit in parallel

System and method of testing a plurality of memory blocks of an integrated circuit in parallel

US Patent 7152192 · Granted Dec 19, 2006

Estimated economic value: $26,302,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Maintaining storage namespace identifiers for live virtualized execution environ2024
Methods and arrangements to accelerate array searches2022
Device, method and system to enforce concurrency limits of a target node within 2021
Congestion management techniques for communication networks2019
Distributed electrostatic discharge protection for an on-package input/output ar2019
Technologies for tracking out-of-order network packets2019
Tunable delay control of a power delivery network2018
Reliable out-of order end-to-end protocol with robust window state overflow mana2018
Non-linear termination for an on-package input/output architecture2016
Distributed electrostatic discharge protection for an on-package input/output ar2016
Fast recalibration circuitry for input/output (IO) compensation finite state mac2016
Cache memory system and method capable of adaptively accommodating various memor2009