Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for improving output skew for synchronous integrated circuits

Method and apparatus for improving output skew for synchronous integrated circuits

US Patent 7272742 · Granted Sep 18, 2007

Estimated economic value: $885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced pitch memory subsystem for memory device2025
Capacitor structures2025
Transistors with raised extension regions and semiconductor fins2025
Reduced pitch memory subsystem for memory device2024
Capacitor structures and apparatus containing such capacitor structures2024
Multi-gate transistors and memories having multi-gate transistors2023
Memory with a source plate discharge circuit2023
Apparatus having integrated circuit well structures of vertical and/or retrograd2023
Multi-gate transistors, apparatus having multi-gate transistors, and methods of 2023
Methods of forming capacitor structures2023
Reduced pitch memory subsystem for memory device2023
Capacitor structures2021