Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for autocalibrating a plurality of phase-delayed clock signal edges within a reference clock period

Method and apparatus for autocalibrating a plurality of phase-delayed clock signal edges within a reference clock period

US Patent 7272526 · Granted Sep 18, 2007

Estimated economic value: $21,363,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gesture control using biopotential-based analog front end2024
Systems and methods for accelerating data capture in sensors2021
Systems and methods for noise reduction in sensors2020
Method and apparatus for autocalibrating a plurality of phase-delayed clock sign2006
Timing vernier architecture for generating high speed, high accuracy timing edge2004
Precision set-reset logic circuit and method2002
Precision set-reset logic circuit2001
Fully differential logic or circuit for multiple non-overlapping inputs2001
Programmable delay circuit and method with dummy circuit compensation2001
Clock multiplier/jitter attenuator1992
Low power output stage circuitry in an amplifier1991
Linear jitter attenuator1990