Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple patches to on-chip ROM in a processor with a multilevel memory system without affecting performance

Multiple patches to on-chip ROM in a processor with a multilevel memory system without affecting performance

US Patent 7269707 · Granted Sep 11, 2007

Estimated economic value: $11,319,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and apparatus to sequence branch operations2025
Autonomous gradient reduction in a reconfigurable processor system2025
Conditional branch instructions2025
Methods for increasing the capacity of purification processes2025
Reducing overhead in processor array searching2024
Method and system to scale routing in Ethernet Virtual Private Network Symmetric2023
Transcendental function evaluation2023
Processor with non-intrusive self-testing2023
System and method for optimizing ARP broadcast2023
Instruction packing scheme for VLIW CPU architecture2023
System and method for dynamic tuning of neighbor aging2022
Multi-headed multi-buffer for buffering data for processing2022