Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for elimination of arsenic based defects in semiconductor devices with isolation regions

Methods for elimination of arsenic based defects in semiconductor devices with isolation regions

US Patent 7268048 · Granted Sep 11, 2007

Estimated economic value: $157,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Seal ring bonding structures2020
Process for predicting and reducing the corrosivity of a hydrocarbonaceous mixtu2014
Integrated circuit system with clean surfaces2011
Integrated circuit system with clean surfaces2011
Method of copper/copper surface bonding using a conducting polymer for applicati2008
Integrated circuit with protective moat2007
Silicon-rich oxide for copper damascene interconnect incorporating low dielectri2007
Poly(arylene ether) dielectrics2007
Poly(arylene ether) dielectrics2007
Method to improve adhesion of dielectric films in damascene interconnects2006
Poly(arylene ether) dielectrics2006
Method of copper/copper surface bonding using a conducting polymer for applicati2006