Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of reducing power in programmable logic devices using low voltage swing for routing signals

Methods of reducing power in programmable logic devices using low voltage swing for routing signals

US Patent 7262634 · Granted Aug 28, 2007

Estimated economic value: $7,511,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock grid for integrated circuit2017
Clock grid for integrated circuit2017
Interconnect multiplexers and methods of reducing contention currents in an inte2016
Clock grid for integrated circuit2016
Integrated circuits with programmable overdrive capabilities2016
Integrated circuits with backside power delivery2016
Integrated circuit floorplans2015
Current-encoded signaling2015
PLD architecture for flexible placement of IP function blocks2015
Skewed partial column input/output floorplan2014
Apparatus and methods for power management in integrated circuits2014
PLD architecture for flexible placement of IP function blocks2014