Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Sharing monitored cache lines across multiple cores

Sharing monitored cache lines across multiple cores

US Patent 7257679 · Granted Aug 14, 2007

Estimated economic value: $3,919,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor-guided execution of offloaded instructions using fixed function operat2024
Processor-guided execution of offloaded instructions using fixed function operat2024
Enabling performance features for voltage limited processors2022
Configurable skewed associativity in a translation lookaside buffer2021
Platform first error handling2021
Mechanism for resource utilization metering in a computer system2019
Spinner for vehicle wheel2019
Spinner for vehicle wheel2016
Processor and method implemented by a processor to implement mask load and store2015
Spinner for vehicle wheel2014
Address translation with multiple translation look aside buffers2012
Precise counter hardware for microcode loops2011