Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self test for memory arrays using error correction coding

Built-in self test for memory arrays using error correction coding

US Patent 7254763 · Granted Aug 7, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device and method for compensating for depth error according to modul2025
Cross-talk prevention structure of electronic device for measuring distance to e2023
Camera assembly and electronic device including same2022
Electronic device and method for controlling actuator by utilizing same2022
Secure random number generator2013
Secure random number generator2013
Optimization of circuits having repeatable circuit instances2013
Optimization of circuits having repeatable circuit instances2013
High-reliability memory2013
High-reliability memory2013
Integrated circuit self-monitored burn-in2013
Integrated circuit self-monitored burn-in2013