Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for using a fault tolerant memory in processor testing and design

Method and apparatus for using a fault tolerant memory in processor testing and design

US Patent 7254746 · Granted Aug 7, 2007

Estimated economic value: $9,852,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable industrial analytics platform2024
Predictive maintenance and process supervision using a scalable industrial analy2022
Scalable industrial analytics platform2021
Discovery of relationships in a scalable industrial analytics platform2020
Predictive maintenance and process supervision using a scalable industrial analy2020
Multiport memory cell having improved density area2017
Memory device with split power switch2011
Elastic power for read margin2011
NAND/NOR registers2010
Elastic power for read and write margins2010
Off-pitch column redundancy using dynamic shifters2006
Off-pitch column redundancy using dynamic shifters2006