Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheduler for a direct memory access device having multiple channels

Scheduler for a direct memory access device having multiple channels

US Patent 7254651 · Granted Aug 7, 2007

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Virtualized-in-hardware input output memory management2024
Virtualized-in-hardware input output memory management2023
Modeless instruction execution with 64/32-bit addressing2020
Processors supporting atomic writes to multiword memory locations and methods2020
Hardware virtualized input output memory management unit2020
Translation lookaside buffer2019
Embedded processor with virtualized security controls using guest identification2018
Processors and methods for cache sparing stores2018
Translation lookaside buffer2017
Crossing pipelined data between circuitry in different clock domains2017
Pipelined ECC-protected memory access2017
Crossing pipelined data between circuitry in different clock domains2016