Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erase algorithm for multi-level bit flash memory

Erase algorithm for multi-level bit flash memory

US Patent 7251158 · Granted Jul 31, 2007

Estimated economic value: $6,834,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods for adjusting the conductivity range of a nanotube fabric layer2015
Extending flash memory data retension via rewrite refresh2015
Integrated circuits with sidewall nitridation2014
Method for adjusting a resistive change element using a reference2013
Controlling AC disturbance while programming2013
Moving program verify level for programming of memory2013
Moving program verify level for programming of memory2013
Integrated circuit fabrication using sidewall nitridation processes2012
Controlling AC disturbance while programming2012
Method for resetting a resistive change memory element2011
Applying negative gate voltage to wordlines adjacent to wordline associated with2011
Controlling AC disturbance while programming2011