Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for maintaining information for locating non-native processor instructions when executing native processor instructions

Methods and systems for maintaining information for locating non-native processor instructions when executing native processor instructions

US Patent 7249246 · Granted Jul 24, 2007

Estimated economic value: $1,431,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic reconfiguration of a multi-core processor to a unified core2025
System, apparatus and methods for performant read and write of processor state i2025
Methods, apparatus, and instructions for user-level thread suspension2024
Protecting supervisor mode information2023
Shadow stack ISA extensions to support fast return and event delivery (FRED) arc2023
Shadow stack ISA extensions to support fast return and event delivery (FRED) arc2022
Ordinary write in distributed system maintaining data storage integrity2022
Methods, apparatus, and instructions for user level thread suspension2021
Protecting supervisor mode information2021
Protecting supervisor mode information2021
Future write in distributed system maintaining data storage integrity2020
Coherence de-coupling buffer2020