Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced area, reduced programming voltage CMOS efuse-based scannable non-volatile memory bitcell

Reduced area, reduced programming voltage CMOS efuse-based scannable non-volatile memory bitcell

US Patent 7245546 · Granted Jul 17, 2007

Estimated economic value: $58,508,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Joint electron devices engineering council (JESD)204-to-peripheral component int2023
System reference (SYSREF) signal system and method2022
Method and apparatus for low-level input sense amplification2016
N-well switching circuit2016
Electrostatic protection for stacked multi-chip integrated circuits2015
N-well switching circuit2015
Protection for system configuration information2014
Low voltage fuse-based memory with high voltage sense amplifier2014
N-well switching circuit2014
Circuits configured to remain in a non-program state during a power-down event2013
Reduced area, reduced programming voltage CMOS eFUSE-based scannable non-volatil2007
Reduced area, reduced programming voltage CMOS eFUSE-based scannable non-volatil2006