Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power memory controller that is adaptable to either double data rate DRAM or single data rate synchronous DRAM circuits

Low power memory controller that is adaptable to either double data rate DRAM or single data rate synchronous DRAM circuits

US Patent 7243254 · Granted Jul 10, 2007

Estimated economic value: $16,419,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods involving features of terminal operation2018
Systems and methods involving features of terminal operation including TOS-agnos2018
Systems and methods involving features of terminal operation including user inte2017
Systems and methods involving features of terminal operation including TOS-agnos2016
Method and apparatus for detecting crosstalk between a plurality of devices comm2014
Low power memory controller with leaded double data rate DRAM package on a two l2010
Low power memory controller with leaded double data rate DRAM package on a two l2010
Low power memory controller with leaded double data rate DRAM package on a two l2010
Low power memory controller with leaded double data rate DRAM package arranged o2008
Low power memory controller with leaded double data rate DRAM package arranged o2008
Low power memory controller with leaded double data rate DRAM package arranged o2008
Real time clock architecture and/or method for a system on a chip (SOC) applicat2008