Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stall optimization for an in-order, multi-stage processor pipeline which analyzes current and next instructions to determine if a stall is necessary

Stall optimization for an in-order, multi-stage processor pipeline which analyzes current and next instructions to determine if a stall is necessary

US Patent 7243214 · Granted Jul 10, 2007

Estimated economic value: $14,625,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus to assign and check anti-replay sequence numbers using load2025
Dynamic load balancing for multi-core computing environments2025
Hardware queue scheduling for multi-core computing environments2025
Dynamic load balancing for multi-core computing environments2025
Systems, methods, and apparatuses for heterogeneous computing2024
Network and edge acceleration tile (NEXT) architecture2024
Systems, methods, and apparatuses for heterogeneous computing2023
Software-defined networking data re-direction2023
Dynamic load balancing for multi-core computing environments2023
Spatial and temporal merging of remote atomic operations2022
Virtual switch scaling for networking applications2022
Systems, methods, and apparatuses for heterogeneous computing2022