Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache memory architecture with system controller device that compares cache tags to memory addresses received from microprocessor

Cache memory architecture with system controller device that compares cache tags to memory addresses received from microprocessor

US Patent 7243192 · Granted Jul 10, 2007

Estimated economic value: $10,139,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cellular backhaul coverage algorithms2018
Cellular backhaul coverage algorithms2017
Cache memory architecture and associated microprocessor design2006
Cache memory architecture and associated microprocessor design2006
Cache memory architecture and associated microprocessor design2006
Processor chip for using an external clock to generate an internal clock and for1999
Mechanism for maintaining data coherency in a branch history instruction cache1998
Processor chip having on-chip circuitry for generating a programmable external c1998
Apparatus for detecting any single bit error, detecting any two bit error, and d1996
Resource contention deadlock detection and prevention1991
Error recovery scheme for destaging cache data in a multi-memory system1990
Apparatus and method for improving cache access throughput in pipelined processo1989