Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for detecting any single bit error, detecting any two bit error, and detecting any three or four bit error in a group of four bits for a 25- or 64-bit data word

Apparatus for detecting any single bit error, detecting any two bit error, and detecting any three or four bit error in a group of four bits for a 25- or 64-bit data word

US Patent 5491702 · Granted Feb 13, 1996

Estimated economic value: $24,358,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache memory architecture with system controller device that compares cache tags2007
Cache memory architecture and associated microprocessor design2006
Processor chip for using an external clock to generate an internal clock and for1999
Processor chip having on-chip circuitry for generating a programmable external c1998