Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital phase-locked loop with master-slave modes

Digital phase-locked loop with master-slave modes

US Patent 7242740 · Granted Jul 10, 2007

Estimated economic value: $883,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross-coupled timing synchronization platform2025
Dual digital phase lock loop with unmodulation coupling2024
Circuit and method for generating temperature-stable clocks using ordinary oscil2021
Hitless re-arrangements in coupled digital phase-locked loops2020
Time slotted bus system for multiple coupled digital phase-locked loops2020
Time slotted bus system for multiple coupled digital phase-locked loops2019
Hitless re-arrangements in coupled digital phase-locked loops2019
Time-to-digital converter with phase-scaled course-fine resolution2018
PLL system with master and slave devices2018
Hardware delay compensation in digital phase locked loop2017
Apparatus for generating clock signals having a PLL part and synthesizer part wi2017
Phase locked loop with jump-free holdover mode2017