Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit layout critical area determination using Voronoi diagrams and shape biasing

Integrated circuit layout critical area determination using Voronoi diagrams and shape biasing

US Patent 7240306 · Granted Jul 3, 2007

Estimated economic value: $6,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for folding paper carriers with attached cards2025
Card processing and attaching system2025
Graphene-transition metal catalyst for hydrogen evolution reaction2024
System and method for folding paper carriers with attached cards2024
Bluetooth low-energy sensor data collection device2023
Reduced footprint SSD with test station for an underground pipeline2022
System and method for folding paper carriers with attached cards2022
Organization and retrieval of conditioned data2022
Bluetooth low-energy sensor data collection device2021
System for monitoring an injection mold or stamping die2021
Model order reduction in transistor level timing2021
Intra-articular injection device2019