Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable clock network for distributing clock signals to and between first and second sections of an integrated circuit

Programmable clock network for distributing clock signals to and between first and second sections of an integrated circuit

US Patent 7228451 · Granted Jun 5, 2007

Estimated economic value: $8,821,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Preform assembly for drawing multicore or holey optical fibre and method of manu2025
Cutoff shifted optical fibre2023
Cut-off shifted optical fibre with large effective area2022
Programmable device implementing fixed and floating point functionality in a mix2021
Memory device random option inversion2021
Dynamic scan chain and method2021
Programmable device implementing fixed and floating point functionality in a mix2019
Programmable device implementing fixed and floating point functionality in a mix2016
FPGA configuration bitstream protection using multiple keys2015
FPGA configuration bitstream protection using multiple keys2015
FPGA configuration bitstream protection using multiple keys2015
PLD architecture for flexible placement of IP function blocks2015