Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout reduction by sharing a column latch per two bit lines

Layout reduction by sharing a column latch per two bit lines

US Patent 7224610 · Granted May 29, 2007

Estimated economic value: $9,378,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processing systems2022
Switching data pointers based on context2013
Use of recovery transistors during write operations to prevent disturbance of un2011
Use of recovery transistors during write operations to prevent disturbance of un2011
Use of recovery transistors during write operations to prevent disturbance of un2011
Sway-capable stationary bicycle2010
Microcontroller with low-cost digital signal processing extensions2010
Stack underflow debug with sticky base2010
High voltage tolerant port driver2010
Fast read port for register file2010
Array source line (AVSS) controlled high voltage regulation for programming flas2008
Dual CPU on-chip-debug low-gate-count architecture with real-time-data tracing2008