Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual CPU on-chip-debug low-gate-count architecture with real-time-data tracing

Dual CPU on-chip-debug low-gate-count architecture with real-time-data tracing

US Patent 7437616 · Granted Oct 14, 2008

Estimated economic value: $4,090,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processing systems2022
Multi-protocol serial communication interface2017
Switching data pointers based on context2013
Switching data pointers based on context2013
Use of recovery transistors during write operations to prevent disturbance of un2011
Sway-capable stationary bicycle2010
Microcontroller with low-cost digital signal processing extensions2010
Microcontroller with low-cost digital signal processing extensions2010
Stack underflow debug with sticky base2010
Stack underflow debug with sticky base2010
High voltage tolerant port driver2010
Fast read port for register file2010