Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for interconnect-driven optimization of integrated circuit design

US Patent 7222311 · Granted May 22, 2007

Assignee

Inventors

View full patent text on Google Patents →